Use WRITE_RD/WRITE_FRD macros to write registers

[riscv-isa-sim.git] / riscv / insns / fmv_x_s.h

require_fp;
WRITE_RD(sext32(FRS1));