Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / frsr.h
1 require_fp;
2 WRITE_RD(p->get_fsr());