Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / fsgnj_d.h
1 require_fp;
2 WRITE_FRD((FRS1 &~ INT64_MIN) | (FRS2 & INT64_MIN));