Update README
[riscv-isa-sim.git] / riscv / insns / fsgnj_q.h
1 require_extension('Q');
2 require_fp;
3 WRITE_FRD(fsgnj128(FRS1, FRS2, false, false));