Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / fsgnjx_d.h
1 require_fp;
2 WRITE_FRD(FRS1 ^ (FRS2 & INT64_MIN));