Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / fsgnjx_s.h
1 require_fp;
2 WRITE_FRD(FRS1 ^ (FRS2 & (uint32_t)INT32_MIN));