Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / jal.h
1 WRITE_RD(npc);
2 set_pc(JUMP_TARGET);