On misaligned fetch, set EPC to target, not branch itself

[riscv-isa-sim.git] / riscv / insns / jal.h

reg_t tmp = npc;
set_pc(JUMP_TARGET);
WRITE_RD(tmp);