[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / jalr_c.h

uint32_t temp = npc + SIMM;
npc = RS1;
RD = temp;