[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / l_s.h

require_fp;
FRDI = mmu.load_int32(RS1+SIMM);