Update README

[riscv-isa-sim.git] / riscv / insns / lbu.h

WRITE_RD(MMU.load_uint8(RS1 + insn.i_imm()));