[sim,xcc] Changed instruction format to RISC-V
[riscv-isa-sim.git] / riscv / insns / lbu.h
1 RA = mmu.load_uint8(RB+SIMM);