[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / ld.h

require64;
RA = mmu.load_int64(RB+SIMM);