Merge pull request #177 from riscv/debug_auth

[riscv-isa-sim.git] / riscv / insns / lh.h

WRITE_RD(MMU.load_int16(RS1 + insn.i_imm()));