[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / lh.h

RA = mmu.load_int16(RB+SIMM);