temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / lhu.h
1 RD = mmu.load_uint16(RS1+SIMM);