Instructions are no longer member functions
[riscv-isa-sim.git] / riscv / insns / lr_d.h
1 require_xpr64;
2 p->get_state()->load_reservation = RS1;
3 RD = MMU.load_int64(RS1);