add load-reserved/store-conditional instructions

[riscv-isa-sim.git] / riscv / insns / lr_d.h

require_xpr64;
RD = mmu.load_reserved_int64(RS1);