Instructions are no longer member functions
[riscv-isa-sim.git] / riscv / insns / lr_w.h
1 p->get_state()->load_reservation = RS1;
2 RD = MMU.load_int32(RS1);