add load-reserved/store-conditional instructions

[riscv-isa-sim.git] / riscv / insns / lr_w.h

RD = mmu.load_reserved_int32(RS1);