[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / lui.h

RDI = sext32(BIGIMM << IMM_BITS);