[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / lw.h

RD = mmu.load_int32(RS1+SIMM);