[xcc,opcodes,pk,sim] krste's re-renaming spree

[riscv-isa-sim.git] / riscv / insns / lwu.h

RD = mmu.load_uint32(RS1+SIMM);