[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / lwu.h

RD = mmu.load_uint32(RS1+SIMM);