[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / lwu.h

RDI = mmu.load_uint32(RS1+SIMM);