[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / mffh_d.h

require_fp;
RDR = sext32(FRS1 >> 32);