[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / movz.h

if(!RB) RC = RA;