[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / mtflh_d.h

require_fp;
FRDR = (RS1 & 0x00000000FFFFFFFF) | (RS2 << 32);