Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / mtpcr.h
1 require_supervisor;
2 WRITE_RD(p->set_pcr(insn.rs1(), RS2));