Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / mul.h
1 WRITE_RD(sext_xlen(RS1 * RS2));