[pk,sim,xcc] Renamed instructions to RISC-V spec

[riscv-isa-sim.git] / riscv / insns / mulhu.h

require64;
RC = (uint128_t(RA) * uint128_t(RB)) >> 64;