[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / mulhu.h

require64;
RDR = (uint128_t(RS1) * uint128_t(RS2)) >> 64;