[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / mulhw.h

RDR = sext32((sreg_t(RS1) * sreg_t(RS2)) >> 32);