Use WRITE_RD/WRITE_FRD macros to write registers
[riscv-isa-sim.git] / riscv / insns / mulw.h
1 require_xpr64;
2 WRITE_RD(sext32(RS1 * RS2));