projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix debug reset.
[riscv-isa-sim.git] / riscv / insns / mulw.h
1 require_extension('M');
2 require_rv64;
3 WRITE_RD(sext32(RS1 * RS2));
Simple-V augmented version of spike