[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / nor.h

RC = ~(RA | RB);