Update README
[riscv-isa-sim.git] / riscv / insns / or.h
1 WRITE_RD(RS1 | RS2);