Use WRITE_RD/WRITE_FRD macros to write registers

[riscv-isa-sim.git] / riscv / insns / ori.h

WRITE_RD(insn.i_imm() | RS1);