Use WRITE_RD/WRITE_FRD macros to write registers

[riscv-isa-sim.git] / riscv / insns / rdcycle.h

WRITE_RD(sext_xprlen(p->get_state()->cycle));