[sim] stubs for perfctr instructions
[riscv-isa-sim.git] / riscv / insns / rdcycle.h
1 throw trap_illegal_instruction;