[sim,xcc] add rdcycle/rdtime/rdinstret
[riscv-isa-sim.git] / riscv / insns / rdcycle.h
1 RD = cycle;