add load-reserved/store-conditional instructions

[riscv-isa-sim.git] / riscv / insns / rdnpc.h

RD = npc;