[xcc, sim] branches now are next-PC-based, not PC-based
[riscv-isa-sim.git] / riscv / insns / rdnpc.h
1 RC = npc;