[xcc, sim] changed instruction format so imm12 subs for rs2
[riscv-isa-sim.git] / riscv / insns / rdnpc.h
1 RDR = npc;