[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / rem.h

RC = sext32(int32_t(RA) % int32_t(RB));