[pk,sim,xcc] Renamed instructions to RISC-V spec

[riscv-isa-sim.git] / riscv / insns / remu.h

require64;
RC = RA % RB;