[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / s_d.h

require_fp;
mmu.store_uint64(RS1+SIMM, FRS2);