Update README
[riscv-isa-sim.git] / riscv / insns / sb.h
1 MMU.store_uint8(RS1 + insn.s_imm(), RS2);