add load-reserved/store-conditional instructions

[riscv-isa-sim.git] / riscv / insns / sc_d.h

require_xpr64;
RD = mmu.store_conditional_uint64(RS1, RS2);