add load-reserved/store-conditional instructions

[riscv-isa-sim.git] / riscv / insns / sc_w.h

RD = mmu.store_conditional_uint32(RS1, RS2);